



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/087,297	03/01/2002		Barry S. Katz	109176.122 2121	
30948	7590	09/22/2005		EXAMINER	
		AW GROUP	PHAN, THAI Q		
2 CLOCK TOWER PLACE, SUITE 255 MAYNARD, MA 01754-2545				ART UNIT	PAPER NUMBER
	•			2128	

DATE MAILED: 09/22/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/087,297	KATZ ET AL.					
Office Action Summary	Examiner	Art Unit					
	Thai Q. Phan	2128					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address					
• •	VIC CET TO EVOIDE AMONTH	1(6) OD THIRTY (30) DAVE					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DOWN THE MAILING DOWN THE STATE AND THE MAILING DOWN THE STATE AND THE MAILING DOWN THE STATE AND THE MAILING THE STATE AND THE MAILING THE MAILI	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be to the total apply and will expire SIX (6) MONTHS from the application to become ABANDON	DN. timely filed m the mailing date of this communication. JED (35 U.S.C. § 133).					
Status							
1)⊠ Responsive to communication(s) filed on <u>01 M</u>	arch 2002.						
·=	, —						
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 4	453 O.G. 213.					
Disposition of Claims	•						
4)⊠ Claim(s) <u>1-27</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-27</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	r election requirement.						
Application Papers							
9) ☐ The specification is objected to by the Examine	r.						
10)⊠ The drawing(s) filed on <u>01 April 2002</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyance. So	ee 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correct							
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Offic	e Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:							
· · · · · · · · · · · · · · · · · · ·							
3. Copies of the certified copies of the prior	• •						
application from the International Bureau	ı (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list	of the certified copies not receiv	red.					
Attachment(s)							
1) Notice of References Cited (PTO-892)	4)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	5) D Notice of Informat	Patent Application (PTO-152)					
Paper No(s)/Mail Date 6) Other:							

111

DETAILED ACTION

This Office Action is in response to patent application S/N: 10/087,297, file don 03/01/2001. Claims 1-27 are pending in the action.

Drawings

Drawings filed on 04/29/2002 are acceptable for examination.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1- 27 are rejected under 35 U.S.C. 102(b) as being anticipated by Iwasaki et al, US patent no. 5,623,417.

As per claim 1, Iwasaki anticipates a method and system for functional analysis or simulation of a circuit design with feature limitations very identical to the claimed invention. According to Iwasaki, the simulation method includes

Providing a description of a physical design having physical components, signal transfer between them, component identification, and components connectivity (Figs. 2, 3, cols. 4, 9, 10),

Providing a signal transfer description from source to destination (col. 12, line 64 to col. 13, line 67),

Providing a signal transfer description as corresponding to at least a portion of the physical connectivity (col. 13, lines 30-67, for example),

Art Unit: 2128

And using the signal or data transfer description to construct computer simulation/analysis of the connected functional components for functional design verification.

As per claim 2, Iwasaki anticipates a logical pin definition including pin names of the identified component (cols. 12-13).

As per claim 3, Iwasaki anticipates part identifications or identified modules in the library for the design and design interface, and verification (cols. 1, 4-5).

As per claims 4-12, Iwasaki anticipates the claimed limitations for the design verification and design interface in the simulation.

As per claim 13, Iwasaki anticipates a method and system for functional analysis or simulation of a circuit design with feature limitations very identical to the claimed invention. According to Iwasaki, the simulation system includes means

Providing a description of a physical design having physical components, signal transfer between them, component identification, and components connectivity (Figs. 2, 3, cols. 4, 9, 10),

Providing a signal transfer description from source to destination (col. 12, line 64 to col. 13, line 67).

Providing a signal transfer description as corresponding to at least a portion of the physical connectivity (col. 13, lines 30-67, for example),

And using the signal or data transfer description to construct computer simulation/analysis of the connected functional components for functional design verification.

Art Unit: 2128

As per claim 14, Iwasaki anticipates the physical components including logical pin definition, logical pin names such as inverter, enabling, etc.

As per claims 15-24, Iwasaki anticipates the claimed limitations for design verification and simulation.

As per claims 25 and 26, Iwasaki anticipates a computerized implementation method and system for functional analysis or simulation of a circuit design with feature limitations very identical to the claimed invention. According to Iwasaki, the simulation system includes means and program instructions implemented in the simulator:

Providing a description of a physical design having physical components, signal transfer between them, component identification, and components connectivity (Figs. 2, 3, cols. 4, 9, 10),

Providing a signal transfer description from source to destination (col. 12, line 64 to col. 13, line 67),

Providing a signal transfer description as corresponding to at least a portion of the physical connectivity (col. 13, lines 30-67, for example),

And using the signal or data transfer description to construct computer simulation/analysis of the connected functional components for functional design verification.

As per claim 27, Iwasaki anticipates a method and system for functional analysis or simulation of a circuit design with feature limitations very identical to the claimed invention. According to Iwasaki, the simulation system includes means

Art Unit: 2128

Providing a description of a physical design having physical components, signal transfer between them, component identification, and components connectivity (Figs. 2, 3, cols. 4, 9, 10),

Providing a signal transfer description from source to destination (col. 12, line 64 to col. 13, line 67),

Providing a signal transfer description as corresponding to at least a portion of the physical connectivity (col. 13, lines 30-67, for example),

Identifying a physical component corresponding to a source node in the data or signal transfer description (col. 5, lines 43-67, cols. 8-12),

Identifying a set of pins for the identified physical component corresponding to the source node (cols. 6-13),

And using the signal or data transfer description to construct computer simulation/analysis of the connected functional components for functional design verification.

Conclusion

- 1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 1. US patent no. 5,222,030, issued to Dangelo et al, on June 1993
- 2. US patent no. 5,432,460, issued to Flecha et al, on July 1995
- 3. US patent no. 5,732,192, issued to Malin et al, on Mar. 1998
- 4. US patent no. 5,862,149, issued to Carpenter et al, on Jan. 1999
- 5. US patent no. 6,175,946, issued to Ly et al, on Jan. 2001

Art Unit: 2128

6. US patent no. 6,456,628, issued to Greim et al, on Sept. 2002

7. US patent no. 6,510,405, issued to Gilbertson, Roger Lee, on Jan. 2003

8. US patent no. 6,694,464, issued to Quayle et al, on Feb. 2004

9. US patent application publication no. 2002/0112208, issued to Kakizawa et al.

Page 6

10. US patent application publication no. 2002/0162086, issued to Morgan, David.

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Q. Phan whose telephone number is 571-272-3783. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jean Homere can be reached on 571-272-3780. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sept. 15, 2005

Thai Phan

Patent Examiner